CPLD_Transmitter.qsf 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475
  1. # -------------------------------------------------------------------------- #
  2. #
  3. # Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
  4. # Your use of Altera Corporation's design tools, logic functions
  5. # and other software and tools, and its AMPP partner logic
  6. # functions, and any output files from any of the foregoing
  7. # (including device programming or simulation files), and any
  8. # associated documentation or information are expressly subject
  9. # to the terms and conditions of the Altera Program License
  10. # Subscription Agreement, the Altera Quartus II License Agreement,
  11. # the Altera MegaCore Function License Agreement, or other
  12. # applicable license agreement, including, without limitation,
  13. # that your use is for the sole purpose of programming logic
  14. # devices manufactured by Altera and sold by Altera or its
  15. # authorized distributors. Please refer to the applicable
  16. # agreement for further details.
  17. #
  18. # -------------------------------------------------------------------------- #
  19. #
  20. # Quartus II 64-Bit
  21. # Version 14.0.0 Build 200 06/17/2014 SJ Full Version
  22. # Date created = 05:19:43 September 28, 2023
  23. #
  24. # -------------------------------------------------------------------------- #
  25. #
  26. # Notes:
  27. #
  28. # 1) The default values for assignments are stored in the file:
  29. # CPLD_Transmitter_assignment_defaults.qdf
  30. # If this file doesn't exist, see file:
  31. # assignment_defaults.qdf
  32. #
  33. # 2) Altera recommends that you do not modify this file. This
  34. # file is updated automatically by the Quartus II software
  35. # and any changes you make may be lost or overwritten.
  36. #
  37. # -------------------------------------------------------------------------- #
  38. set_global_assignment -name FAMILY "MAX II"
  39. set_global_assignment -name DEVICE EPM570T100C5
  40. set_global_assignment -name TOP_LEVEL_ENTITY CPLD_Transmitter
  41. set_global_assignment -name ORIGINAL_QUARTUS_VERSION 14.0
  42. set_global_assignment -name PROJECT_CREATION_TIME_DATE "05:19:43 SEPTEMBER 28, 2023"
  43. set_global_assignment -name LAST_QUARTUS_VERSION 13.1
  44. set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
  45. set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
  46. set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
  47. set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
  48. set_global_assignment -name POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR 3.3V
  49. set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "NO HEAT SINK WITH STILL AIR"
  50. set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (Verilog)"
  51. set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
  52. set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
  53. set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
  54. set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH CPLD_Transmitter_tbb -section_id eda_simulation
  55. set_global_assignment -name EDA_TEST_BENCH_NAME CPLD_Transmitter_tbb -section_id eda_simulation
  56. set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id CPLD_Transmitter_tbb
  57. set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME CPLD_Transmitter_tbb -section_id CPLD_Transmitter_tbb
  58. set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "1 us" -section_id CPLD_Transmitter_tbb
  59. set_global_assignment -name EDA_TEST_BENCH_FILE CPLD_Transmitter_tbb.vt -section_id CPLD_Transmitter_tbb
  60. set_global_assignment -name VERILOG_TEST_BENCH_FILE CPLD_Transmitter_tbb.vt
  61. set_global_assignment -name VERILOG_FILE CPLD_Transmitter.v
  62. set_global_assignment -name SOURCE_FILE db/CPLD_Transmitter.cmp.rdb
  63. set_global_assignment -name QIP_FILE IP_FIFO.qip
  64. set_global_assignment -name EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY "D:\\modeltech64_2020.4\\quartus" -section_id eda_simulation
  65. set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
  66. set_location_assignment PIN_73 -to StartFlag
  67. set_location_assignment PIN_67 -to LrckIn
  68. set_location_assignment PIN_76 -to BckIn
  69. set_location_assignment PIN_71 -to DataIn
  70. set_location_assignment PIN_12 -to Clk
  71. set_location_assignment PIN_18 -to LrckOut
  72. set_location_assignment PIN_19 -to BckOut
  73. set_location_assignment PIN_20 -to DataOut