{"text_format":"2","workbook":"xlsx","n_sheets":3,"sheets":["CPU管脚定义表","CPLD管脚定义表","Sheet3"],"not_rendered":{"charts":0,"images":2,"macros":0,"external_links":0,"defined_names":0,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900"}

{"sheet":"CPU管脚定义表","index":0,"n_rows":34,"n_cols":6,"rows_kept":34,"cut":false,"hidden":false,"merged":[[1,0,2,0],[3,0,5,0],[7,0,10,0],[11,0,14,0],[15,0,19,0],[20,0,22,0],[24,0,33,0],[1,1,2,1],[3,1,5,1],[7,1,10,1],[11,1,14,1],[15,1,19,1],[20,1,22,1],[24,1,33,1],[1,2,2,2],[3,2,5,2],[3,4,5,4],[11,4,12,4],[16,4,19,4],[30,4,33,4],[3,5,4,5],[11,5,12,5]]}
["序号","功能名称","芯片管脚","对应CPU管脚--原理图NET名","对应CPU功能模块","说明"]
[1,"串口1——DEBUG调试用",null,"68脚 PA9 <-----> MCU_U1_TX","USART1","通过SP3232电平转换芯片与PC通信"]
[null,null,null,"69脚 PA10 <-----> MCU_U1_RX"]
[2,"串口2—连接WIFI模块",null,"86脚 PD5 <-----> MCU_U2_TX","USART2","与安信可AI-WB2-32S  WIFI模块通信"]
[null,null,null,"87脚 PD6 <-----> MCU_U2_RX"]
[null,null,null,"78脚 PC10 <-----> MCU_WIFI_REST",null,"设置成推挽输出：MCU_WIFI_REST 低电平有效"]
[3,"LED黄",null,"26脚 PA3 <-----> LED_RED",null,"设置成推挽输出  高电平点亮"]
[4,"控制功放芯片TPA3111D1PWP","TPA3111D1的2脚","33脚 PC4 <-----> MCU_TPA_FAULT",null,"IO设置成输入中断:用于显示短路或直流检测故障状态 "]
[null,null,"TPA3111D1的1脚","36脚 PB1 <-----> MCU_TPA_SD",null,"IO设置成输出：音频放大器的关闭逻辑输入（LOW=输出Hi-Z，HIGH=输出启用）。TTL逻辑电平"]
[null,null,"TPA3111D1的5脚","31脚 PA6 <----->MCU_TPA_G0","GAIN0","IO设置成输出 看右图表"]
[null,null,"TPA3111D1的6脚","30脚 PA5 <----->MCU_TPA_G1","GAIN1","IO设置成输出 看右图表"]
[5,"控制DA芯片PCM1789PWR","PCM1789PWR的22脚","58脚 PD11<----->MCU_PCM_SCL","I2C1接口","DA芯片  I2C地址：0x01"]
[null,null,"PCM1789PWR的21脚","59脚 PD12<----->MCU_PCM_SDA"]
[null,null,"PCM1789PWR的17脚","57脚 PD10<----->MCU_PCM_MUTE",null,"IO设置成输出  =0 模拟静音控制输入，低电平激活"]
[null,null,"PCM1789PWR的4脚","56脚 PD9<----->MCU_PCM_RST",null,"IO设置成输出  =0  状态下的复位和断电控制输入"]
[6,"控制CPLD芯片EPM570T100I5N","CPLD的40脚","55脚 PD8<----->MCU_CPLD_CE",null,"备用IO 可以作为片选信号"]
[null,null,"CPLD的51脚","84脚 PD3<----->MCU_I2S2_CK  BCK","I2S2硬件接口"," BCK排针编号：3"]
[null,null,"CPLD的34脚","51脚 PB12<----->MCU_I2S2_WS  LRCK",null,"LRCK排针编号：1"]
[null,null,"CPLD的38脚","54脚 PB15<----->MCU_I2S2_SD SD",null,"SD排针编号：2"]
[null,null,"CPLD的36脚","53脚 PB14<----->MCU_I2S2_extSD",null,"备用  用不到"]
[7,"MCU与CPLD预留3个IO","CPLD的42脚","61脚 PD14<----->MCU_CPLD_IO1",null,"备用  用不到"]
[null,null,"CPLD的47脚","63脚 PC6<----->MCU_CPLD_IO2",null,"备用  用不到"]
[null,null,"CPLD的50脚","65脚 PC8<----->MCU_CPLD_IO3",null,"备用  用不到"]
[7,"12.288M输出","CPLD的GCLK0-12脚","66脚 PC9 <-----> MCO2","时钟","用于给cpld提供时钟"]
[8,"控制CMT2310A芯片","GPIO0-23脚","81脚 PD0<----->MCU_RF_GP0"]
[null,null,"GPIO1-22脚","82脚 PD1<----->MCU_RF_GP1"]
[null,null,null,"35脚 PB0<----->MCU_RF_GP2",null,"备用 "]
[null,null,null,"38脚 PE7<----->MCU_RF_GP3",null,"备用  "]
[null,null,null,"25脚 PA2<----->MCU_RF_GP4",null,"备用  "]
[null,null,"RST-8脚","25脚 PA1<----->MCU_RF_RST",null,"硬复位"]
[null,null,"NSEL-18脚","3脚 PE4<----->MCU_SPI4_NSS","SPI4  接口"]
[null,null,"SDI-17脚","5脚 PE6<----->MCU_SPI4_MOSI"]
[null,null,"SDIO-16脚","4脚 PE5<----->MCU_SPI4_MISO"]
[null,null,"SCLK-15脚","1脚 PE2<----->MCU_SPI4_SCK"]

{"sheet":"CPLD管脚定义表","index":1,"n_rows":25,"n_cols":5,"rows_kept":25,"cut":false,"hidden":false,"merged":[]}
["序号","对应BANK","对应管脚","名称","对应STM32F429：MCU_I2S2"]
[{"$nulls":4},"与STM32F429"]
[1,"BANK1",51,51,"84脚 PD3<----->MCU_I2S2_CK  BCK"]
[2,"BANK1",34,34,"51脚 PB12<----->MCU_I2S2_WS  LRCK"]
[3,"BANK1",38,38,"54脚 PB15<----->MCU_I2S2_SD SD"]
[4,"BANK1",36,36,"53脚 PB14<----->MCU_I2S2_extSD"]
[5,"BANK1",40,40,"55脚 PD8PD8<----->MCU_CPLD_CE"]
[{"$nulls":4},"与PCM1789PWR"]
[6,"BANK2",3,3,"  BCK  排针编号：2"]
[7,"BANK2",5,5,"  DIN  排针编号3"]
[8,"BANK2",1,1,"  LRCK  排针编号：1"]
[9,"BANK1",6,6,"  MCLK2:  通过此I0 输出12.288到PCM1789PWR的SCKI管脚5"]
[]
[10,"BANK1","12脚/GCLCK0","12/GCLCK0","  MCLK:   对应CPU  ---  MCO2--PC9  12.288Mhz"]
[{"$nulls":4},"10个测试电拉出"]
[11,"BANK2",70,70,"T1"]
[12,"BANK2",72,72,"T2"]
[13,"BANK2",82,82,"T3"]
[14,"BANK2",83,83,"T4"]
[15,"BANK2",86,86,"T5"]
[16,"BANK2",91,91,"T6"]
[17,"BANK2",95,95,"T7"]
[18,"BANK2",96,96,"T8"]
[19,"BANK2",99,99,"T9"]
[20,"BANK2",1,1,"T10"]

{"sheet":"Sheet3","index":2,"n_rows":0,"n_cols":0,"rows_kept":0,"cut":false,"hidden":false,"merged":[]}